



UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

SHINOZAKI

Art Unit: 2816

Application No.: 09/385,014

Examiner: D. LE

Filed: August 27, 1999

Attorney Dkt. No.: 108075-09014

For: INPUT CIRCUIT HAVING CURRENT REGULATING TRANSISTOR

2816  
#19/D  
7/25/02  
RECEIVED  
JUL 17 2002  
TECHNOLOGY CENTER 2800

**AMENDMENT AND RESPONSE UNDER 37 C.F.R. § 1.111**

Commissioner for Patents  
Washington, D.C. 20231

Date: July 15, 2002

Sir:

In reply to the Office Action dated April 15, 2002, please amend the above-identified application as follows:

**IN THE CLAIMS:**

Please amend claims 1 as follows: Pursuant to 37 C.F.R. § 1.121, a copy of the marked-up version of original claim 1 is attached to this Amendment showing the changes made therein.

- SUB  
F17
1. (Four Times Amended) An input circuit comprising:  
a current mirror circuit including a self-biased transistor and a non-self-biased transistor connected to each other;  
a differential circuit including a first transistor a first drain of which is connected to the non-self-biased transistor for receiving an external signal and a second transistor a second drain of which is connected to the self-biased transistor for receiving a reference signal, wherein a first source of the first transistor and a second source of the second